1. What are the pipelining stages include?
a) Fetch, Decode, Write
b) Fetch, Decode, Execute
c) Fetch, Execute, Write
d) Fetch, Decode, Execute, Write
Explanation: ARM7 core has 3-stage pipeline that increases instruction flow through processor up to three times. So each instruction is executed in 3 stages:
Fetch – instruction is fetched from memory and placed in pipeline
Decode – instruction is fetched and data-path signals prepared for next cycle
Execute – instruction from prepared data-path reads from registry bank, shifts operand to ALU and writes generated result to dominant register.
2. What is pipe lining?
a) Non linear
b) Linear
c) Linear and Non linear
d) Sometimes both
Explanation: Pipeline is linear, which means that in simple data processing processor executes one instruction in single clock cycle which while individual instruction takes three clock cycles.
3. What are the no of pins that are in the ARM7 processors?
a) 65 pin with QFP
b) 45 Pin with QFP
c) 45 pin with LLC
d) 65 pin with DIP
Explanation: The ARM7 family members have different packages, such as DIP(Dual In Line), QFP(Quad Flap Package), LLC(Leadless Chip Carrier) they all have 40 pins that are dedicated to different functions. Especially 8051 has a Quad Flap Package.
4. Using what the processor wake-up from power-down?
a) External Interrupts
b) Internal interrupts
c) Serial Programming
d) Program Counter
Explanation: The AVR7 processor wakes up from power down mode via external interrupt or BOD.
5. What is the flash memory for LPC2141?
a) 34kB
b) 32kB
c) 128kB
d) 256kB
Explanation: The LPC2141/42/44/46/48 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, that combine the microcontroller with embedded high-speed flash memory ranging from 32 kB to 512 kB.
6. What are the categories in the vectored interrupt controller?
a) Fast interrupt request
b) Non vectored interrupt request
c) Non-vectored IQR
d) Fast interrupt request, Non vectored interrupt request and Non-vectored IQR
Explanation: The vectored Interrupt controller accepts all the interrupts request inputs and categorizes them as Fast Interrupt Request, Vectored Interrupt Request, and Non Vectored IQR as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.
7. Each peripheral has an interrupt line?
a) True
b) False
Explanation: Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.
8. What is pin connect block?
a) All pins are having a function without reserved
b) Some pins are Reserved
c) Pins have more than one function
d) Multiplexing of some pins
Explanation: The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals.
9. What is the size of ADC and DAC?
a) 16 bit
b) 10 bit
c) 8 bit
d) 32 bit
Explanation: The converters are single 10-bit successive approximation analog to digital converters. While ADC0 has 6 channels, ADC1 has 8 channels. And DAC output voltage is the vref voltage.
10. How many processors are used in the Instruction pipelining?
a) One
b) Two
c) Three
d) Four
Explanation: Pipelining is a technique for implementing instruction level parallelism within a single processor. Pipelining attempts to keep every part of the processor busy with some instructions, by dividing incoming instructions into the series of sequential steps.