a) Cycle stealing
b) Memory stealing
c) Memory Con
d) Burst mode
Answer: d
Explanation: The controller is given full control of the memory access cycles and can transfer blocks at a faster rate.
Related Posts
_____________ signal is used as an acknowledgement signal by the slave in Multiple cycle transfers.
Which is fed into the BUS first by the initiator?
The Master strobes the slave at the end of each clock cycle in Synchronous BUS.
The time for which the data is to be on the BUS is affected by __________
The delays caused in the switching of the timing signals is due to __________
In synchronous BUS, the devices get the timing signals from __________
The device which interacts with the initiator is __________
Join The Discussion