a) Memory access time
b) WMFC
c) Propagation delay
d) Processor delay
Answer: c
Explanation: The time taken for the signal to reach the BUS from the device or the circuit accounts for this delay.
Related Posts
_____________ signal is used as an acknowledgement signal by the slave in Multiple cycle transfers.
Which is fed into the BUS first by the initiator?
The Master strobes the slave at the end of each clock cycle in Synchronous BUS.
The time for which the data is to be on the BUS is affected by __________
In synchronous BUS, the devices get the timing signals from __________
The device which interacts with the initiator is __________
The device which starts data transfer is called __________
Join The Discussion